OpenLLM-RTL: Open Dataset and Benchmark for LLM-Aided Design RTL Generation
By: Shang Liu , Yao Lu , Wenji Fang and more
Potential Business Impact:
Teaches computers to design computer chips from words.
The automated generation of design RTL based on large language model (LLM) and natural language instructions has demonstrated great potential in agile circuit design. However, the lack of datasets and benchmarks in the public domain prevents the development and fair evaluation of LLM solutions. This paper highlights our latest advances in open datasets and benchmarks from three perspectives: (1) RTLLM 2.0, an updated benchmark assessing LLM's capability in design RTL generation. The benchmark is augmented to 50 hand-crafted designs. Each design provides the design description, test cases, and a correct RTL code. (2) AssertEval, an open-source benchmark assessing the LLM's assertion generation capabilities for RTL verification. The benchmark includes 18 designs, each providing specification, signal definition, and correct RTL code. (3) RTLCoder-Data, an extended open-source dataset with 80K instruction-code data samples. Moreover, we propose a new verification-based method to verify the functionality correctness of training data samples. Based on this technique, we further release a dataset with 7K verified high-quality samples. These three studies are integrated into one framework, providing off-the-shelf support for the development and evaluation of LLMs for RTL code generation and verification. Finally, extensive experiments indicate that LLM performance can be boosted by enlarging the training dataset, improving data quality, and improving the training scheme.
Similar Papers
TuRTLe: A Unified Evaluation of LLMs for RTL Generation
Hardware Architecture
Tests AI for making computer chips faster.
ProtocolLLM: RTL Benchmark for SystemVerilog Generation of Communication Protocols
Hardware Architecture
Helps computers design computer chips faster.
Enhancing Large Language Models for Hardware Verification: A Novel SystemVerilog Assertion Dataset
Machine Learning (CS)
Helps computers write code to check computer chips.