Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
By: Umberto Laghi , Simone Manoni , Emanuele Parisi and more
Potential Business Impact:
Helps computers find bugs by watching instructions.
In this work, we present the design and evaluation of a Processor Tracing System compliant with the RISC-V Efficient Trace specification for Instruction Branch Tracing. We integrate our system into the host domain of a state-of-the-art edge architecture based on CVA6. The proposed Tracing System introduces a total overhead of 9.2% in terms of resource utilization on a Xilinx VCU118 FPGA on the CVA6 subsystem while achieving an average compression rate of 95.1% on platform-specific tests, compared to tracing each full opcode instruction.
Similar Papers
CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
Hardware Architecture
Makes computer chips run much faster and better.
An Integrated UVM-TLM Co-Simulation Framework for RISC-V Functional Verification and Performance Evaluation
Hardware Architecture
Tests computer chips faster and better.
Design and Implementation of a RISC-V SoC with Custom DSP Accelerators for Edge Computing
Hardware Architecture
Makes computer chips use less power.