A CMOS Probabilistic Computing Chip With In-situ hardware Aware Learning
By: Jinesh Jhonsa , William Whitehead , David McCarthy and more
Potential Business Impact:
Makes computers solve hard problems faster and smaller.
This paper demonstrates a probabilistic bit physics inspired solver with 440 spins configured in a Chimera graph, occupying an area of 0.44 mm^2. Area efficiency is maximized through a current-mode implementation of the neuron update circuit, standard cell design for analog blocks pitch-matched to digital blocks, and a shared power supply for both digital and analog components. Process variation related mismatches introduced by this approach are effectively mitigated using a hardware aware contrastive divergence algorithm during training. We validate the chip's ability to perform probabilistic computing tasks such as modeling logic gates and full adders, as well as optimization tasks such as MaxCut, demonstrating its potential for AI and machine learning applications.
Similar Papers
A 10.8mW Mixed-Signal Simulated Bifurcation Ising Solver using SRAM Compute-In-Memory with 0.6us Time-to-Solution
Systems and Control
Solves hard problems super fast and uses little power.
CMOS Implementation of Field Programmable Spiking Neural Network for Hardware Reservoir Computing
Neural and Evolutionary Computing
Makes smart computer brains use less power.
Reconfigurable Digital RRAM Logic Enables In-Situ Pruning and Learning for Edge AI
Hardware Architecture
Makes AI learn faster and use less power.