CVA6S+: A Superscalar RISC-V Core with High-Throughput Memory Architecture
By: Riccardo Tedeschi , Gianmarco Ottavi , Côme Allart and more
Potential Business Impact:
Makes computer chips run much faster and better.
Open-source RISC-V cores are increasingly adopted in high-end embedded domains such as automotive, where maximizing instructions per cycle (IPC) is becoming critical. Building on the industry-supported open-source CVA6 core and its superscalar variant, CVA6S, we introduce CVA6S+, an enhanced version incorporating improved branch prediction, register renaming and enhanced operand forwarding. These optimizations enable CVA6S+ to achieve a 43.5% performance improvement over the scalar configuration and 10.9% over CVA6S, with an area overhead of just 9.30% over the scalar core (CVA6). Furthermore, we integrate CVA6S+ with the OpenHW Core-V High-Performance L1 Dcache (HPDCache) and report a 74.1% bandwidth improvement over the legacy CVA6 cache subsystem.
Similar Papers
CVA6-VMRT: A Modular Approach Towards Time-Predictable Virtual Memory in a 64-bit Application Class RISC-V Processor
Hardware Architecture
Makes self-driving cars more reliable and faster.
Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6
Hardware Architecture
Helps computers find bugs by watching instructions.
AraOS: Analyzing the Impact of Virtual Memory Management on Vector Unit Performance
Hardware Architecture
Makes computers faster for smart tasks.