Per-Row Activation Counting on Real Hardware: Demystifying Performance Overheads
By: Jumin Kim , Seungmin Baek , Minbok Wi and more
Potential Business Impact:
Makes computer memory faster and more reliable.
Per-Row Activation Counting (PRAC), a DRAM read disturbance mitigation method, modifies key DRAM timing parameters, reportedly causing significant performance overheads in simulator-based studies. However, given known discrepancies between simulators and real hardware, real-machine experiments are vital for accurate PRAC performance estimation. We present the first real-machine performance analysis of PRAC. After verifying timing modifications on the latest CPUs using microbenchmarks, our analysis shows that PRAC's average and maximum overheads are just 1.06% and 3.28% for the SPEC CPU2017 workloads -- up to 9.15x lower than simulator-based reports. Further, we show that the close page policy minimizes this overhead by effectively hiding the elongated DRAM row precharge operations due to PRAC from the critical path.
Similar Papers
CnC-PRAC: Coalesce, not Cache, Per Row Activation Counts for an Efficient in-DRAM Rowhammer Mitigation
Cryptography and Security
Stops computer memory from being hacked.
PRACtical: Subarray-Level Counter Update and Bank-Level Recovery Isolation for Efficient PRAC Rowhammer Mitigation
Hardware Architecture
Makes computer memory safer without slowing it down.
QPRAC: Towards Secure and Practical PRAC-based Rowhammer Mitigation using Priority Queues
Cryptography and Security
Stops computer memory from being hacked.