ARISE: Automating RISC-V Instruction Set Extension
By: Andreas Hager-Clukas, Philipp van Kempen, Stefan Wallentowitz
Potential Business Impact:
Makes computer chips run faster and smaller.
RISC-V is an extendable Instruction Set Architecture, growing in popularity for embedded systems. However, optimizing it to specific requirements, imposes a great deal of manual effort. To bridge the gap between software and ISA, the tool ARISE is presented. It automates the generation of RISC-V instructions based on assembly patterns, which are selected by an extendable set of metrics. These metrics implement the optimization goals of code size and instruction count reduction, both statically and dynamically. The instruction set extensions are generated using the ISA description language CoreDSL. Allowing seamless embedding in advanced tools such as the retargeting compiler Seal5 or the instruction set simulator ETISS. ARISE improves the static code size by 1.48% and the dynamic code size by 3.84%, as well as the number of instructions to be executed by 7.39% on average for Embench-Iot.
Similar Papers
Flexing RISC-V Instruction Subset Processors (RISPs) to Extreme Edge
Hardware Architecture
Makes tiny computer chips for new gadgets.
Automatic Microarchitecture-Aware Custom Instruction Design for RISC-V Processors
Hardware Architecture
Makes computer chips faster and use less power.
IzhiRISC-V -- a RISC-V-based Processor with Custom ISA Extension for Spiking Neuron Networks Processing with Izhikevich Neurons
Neural and Evolutionary Computing
Makes brain-like computers use less power.