MemorySim: An RTL-level, timing accurate simulator model for the Chisel ecosystem
By: Ansh Chaurasia
Potential Business Impact:
Makes AI faster by fixing computer memory.
The rapid growth of AI applications has driven increased demand for specialized AI hardware, highlighting critical opportunities within the memory subsystem, which often serves as a performance bottleneck in high-demand workloads such as large language models (LLMs). Existing high-level memory simulators, such as DRAMSim2 and DRAMSim3, offer timing simulations but frequently compromise on correctness or integration at the register-transfer level (RTL). We present MemorySim, an RTL-level memory simulator designed to deliver both accurate timing and functional correctness. MemorySim integrates seamlessly with existing Chisel and Verilog simulations and is fully compatible with the Chisel/Chipyard ecosystem. This enables users to obtain precise performance and power estimates, supporting downstream evaluation through simulation platforms such as FireSim.
Similar Papers
CHIPSIM: A Co-Simulation Framework for Deep Learning on Chiplet-Based Systems
Hardware Architecture
Tests computer chips faster and more accurately.
OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
Hardware Architecture
Makes computer chips design faster and more accurate.
GSIM: Accelerating RTL Simulation for Large-Scale Designs
Hardware Architecture
Makes computer chip design run much faster.