A Tsetlin Machine Image Classification Accelerator on a Flexible Substrate
By: Yushu Qin , Marcos L. L. Sartori , Shengyu Duan and more
Potential Business Impact:
Makes smart chips bendable for health gadgets.
This paper introduces the first implementation of digital Tsetlin Machines (TMs) on flexible integrated circuit (FlexIC) using Pragmatic's 600nm IGZO-based FlexIC technology. TMs, known for their energy efficiency, interpretability, and suitability for edge computing, have previously been limited by the rigidity of conventional silicon-based chips. We develop two TM inference models as FlexICs: one achieving 98.5% accuracy using 6800 NAND2 equivalent logic gates with an area of 8X8 mm2, and a second more compact version achieving slightly lower prediction accuracy of 93% but using only 1420 NAND2 equivalent gates with an area of 4X4 mm2, both of which are custom-designed for an 8X8-pixel handwritten digit recognition dataset. The paper demonstrates the feasibility of deploying flexible TM inference engines into wearable healthcare and edge computing applications.
Similar Papers
Fast and Compact Tsetlin Machine Inference on CPUs Using Instruction-Level Optimization
Machine Learning (CS)
Makes computers think faster using clever tricks.
Dynamic Tsetlin Machine Accelerators for On-Chip Training at the Edge using FPGAs
Hardware Architecture
Makes smart gadgets learn faster and use less power.
Event-Driven Digital-Time-Domain Inference Architectures for Tsetlin Machines
Machine Learning (CS)
Makes computer learning faster and use less power.