FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration
By: Xingyu Liu , Jiawei Liang , Linfeng Du and more
Potential Business Impact:
Speeds up computer chip design by 18 times.
In this work, we present FLEX, an FPGA-CPU accelerator for mixed-cell-height legalization tasks. We address challenges from the following perspectives. First, we optimize the task assignment strategy and perform an efficient task partition between FPGA and CPU to exploit their complementary strengths. Second, a multi-granularity pipelining technique is employed to accelerate the most time-consuming step, finding optimal placement position (FOP), in legalization. At last, we particularly target the computationally intensive cell shifting process in FOP, optimizing the design to align it seamlessly with the multi-granularity pipelining framework for further speedup. Experimental results show that FLEX achieves up to 18.3x and 5.4x speedups compared to state-of-the-art CPU-GPU and multi-threaded CPU legalizers with better scalability, while improving legalization quality by 4% and 1%.
Similar Papers
SuperUROP: An FPGA-Based Spatial Accelerator for Sparse Matrix Operations
Hardware Architecture
Makes computers solve hard math problems faster.
Bombyx: OpenCilk Compilation for FPGA Hardware Acceleration
Hardware Architecture
Makes computer programs run much faster on special chips.
LIFT: LLM-Based Pragma Insertion for HLS via GNN Supervised Fine-Tuning
Machine Learning (CS)
Makes computer chips run much faster automatically.