Automatic Assertion Mining in Assertion-Based Verification: Techniques, Challenges, and Future Directions
By: Mohammad Reza Heidari Iman, Giorgio Di Natale, Katell Morin-Allory
Potential Business Impact:
Finds bugs in computer chips automatically.
Functional verification increasingly relies on Assertion-Based Verification (ABV), which has become a key approach for verifying hardware designs due to its efficiency and effectiveness. Central to ABV are automatic assertion miners, which apply different techniques to generate assertions automatically. This paper reviews the most recent, advanced, and widely adopted assertion miners, offering a comparative analysis of their methodologies. The goal is to provide researchers and verification practitioners with insights into the capabilities and limitations of existing miners. By identifying their shortcomings, this work also points toward directions for developing more powerful and advanced assertion miners in the future.
Similar Papers
AssertMiner: Module-Level Spec Generation and Assertion Mining using Static Analysis Guided LLMs
Hardware Architecture
Finds hidden bugs in computer chips.
AssertFix: Empowering Automated Assertion Fix via Large Language Models
Hardware Architecture
Fixes computer code mistakes automatically.
AssertCoder: LLM-Based Assertion Generation via Multimodal Specification Extraction
Software Engineering
Writes computer code to check hardware designs.